Uniform memory access - PDFSEARCH.IO - Document Search Engine

Uniform memory access
Results: 76

#	Item
41	Actionable Market Intelligence for High Productivity Computing Shared Memory: Standards Scale Up with SGI Altix UV Addison Snell May 2010 White paper Add to Reading List Source URL: www.sgi.com Language: English - Date: 2011-04-05 13:36:18 Classes of computers Altix NUMAlink Computer buses Non-Uniform Memory Access Itanium Symmetric multiprocessing Silicon Graphics Xeon Computing Parallel computing Supercomputers
42	Memory and Thread Placement Optimization Developer's Guide Add to Reading List Source URL: docs.oracle.com Language: English - Date: 2012-10-31 11:02:10 Cross-platform software Oracle Database Non-Uniform Memory Access Oracle Corporation Solaris Central processing unit DTrace Software Computing Computer memory
43	NUMA-aware algorithms: the case of data shuffling Add to Reading List Source URL: www.cidrdb.org Language: English - Date: 2012-12-03 12:02:45 Intel QuickPath Interconnect LGA Parallel computing Non-Uniform Memory Access Xeon Acer Laboratories Incorporated Data dependency Socket S1 Computer hardware Computing Nehalem
44	DECEMBER[removed]WRL Research Report[removed]Comparative Evaluation Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-31 23:14:20 Distributed shared memory Multi-core processor Scalability Cache coherence Multiprocessing Shared memory Lock Granularity Non-Uniform Memory Access Concurrent computing Computing Parallel computing
45	Dvi to PostScript converter, Version 2.0 of November 28, 1988 Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-27 18:37:58 Parallel computing Computer memory Central processing unit Cache Non-Uniform Memory Access CPU cache Shared memory Microarchitecture Memory virtualization Computing Concurrent computing Computer hardware
46	Computer Architecture News, Sept. 1995, pp[removed]Efficient Shared Memory with Minimal Hardware Support Leonidas I. Kontothanassis and Michael L. Scott Department of Computer Science University of Rochester Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-27 19:43:02 Computer memory Non-Uniform Memory Access Cache coherence Distributed shared memory CPU cache Shared memory False sharing Memory architecture Cache Computing Concurrent computing Parallel computing
47	Butterfly Project Report 22 Large-Scale Parallel Programming: Experience with the BBN Butterfly Parallel Processor Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-26 00:10:46 Computer programming BBN Butterfly Distributed computing Parallel programming model Non-Uniform Memory Access Process Virtual memory Kernel Operating system Computing Concurrent computing Parallel computing
48	4th Symp. on Experiences with Distributed and Multiprocessor Systems, San Diego, CA, Sept[removed]The Prospects for Parallel Programs on Distributed Systems Position Paper Michael L. Scott Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-27 18:05:44 Computer memory Distributed computing architecture Compiler construction Non-Uniform Memory Access Distributed shared memory Consistency model CPU cache Cache coherence Shared memory Computing Concurrent computing Parallel computing
49	Tech. Rep[removed]Evaluation of Multiprocessor Memory Systems Using O-Line Optimal Behavior3 William J. Bolosky and Michael L. Scott Computer Science Department Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-27 21:03:30 CPU cache Central processing unit Non-Uniform Memory Access Analysis of algorithms Memory hierarchy Computer memory Computing Cache
50	Dvi to PostScript converter, Version 2.0 of November 28, 1988 Add to Reading List Source URL: www.cs.rochester.edu Language: English - Date: 2011-03-27 20:09:22 Parallel computing Cache coherency CPU cache Central processing unit False sharing Cache Shared memory Fragmentation Non-Uniform Memory Access Computing Concurrent computing Computer memory

UPDATE